

	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100
1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	

Art Unit:

Examiner:

Filed: February 5, 2001

## For: Multi-Frequency Video Encoder For High Resolution Support

**PRELIMINARY AMENDMENT**

Honorable Commissioner of  
Patents and Trademarks  
Washington, D.C. 20231

Dear Sir/Madam:

This is a preliminary amendment in the above-referenced patent application. The Examiner is respectfully requested to enter and consider the following amendments and remarks.

03/14/2001 NROCHAL 1036136 09777250

```
01 FC=102          80.00 GP
02 FC=103        150.00 GP
```

**In The Specification:**

Please delete line 20 on page 17 through line 3 on page 18.

**In The Claims:**

Please add the following new claims:

--30. A system comprising:

means for generating a first clock at a first frequency and a second clock at a second frequency;

means for scaling, wherein said means for scaling receives said first clock at said first frequency, and wherein said means for scaling receives a first plurality of video lines at said first frequency and outputs a second plurality of video lines at said first frequency;

means for inputting and outputting, wherein said means for inputting and outputting receives said first clock at said first frequency and said second clock at said second frequency, and wherein said means for inputting and outputting receives said second plurality of video lines at said first frequency, and wherein said means for inputting and outputting outputs said second plurality of video lines at said second frequency.--

--31. The system of claim 30 wherein said second plurality of video lines are in a first video format.--

--32. The system of claim 31 further comprising means for modulating, wherein said means for modulating receives said second clock at said second frequency and receives said second plurality of video lines in said first video format, wherein said means for modulating converts said first video format into a second video format.--

--33. The system of claim 32 wherein said first video format is selected from the group consisting of VGA and SVGA.--

--34. The system of claim 32 wherein said second video format is selected from the group consisting of NTSC, PAL, SECAM, and SCART.--

--35. The system of claim 32 wherein said first video format is SVGA and said second video format is NTSC.--

--36. The system of claim 30 wherein said first frequency is an integer ratio of said second frequency.--

--37. The system of claim 30 wherein said first frequency is a non-integer ratio of said second frequency.--

--38. The system of claim 30 wherein said first clock and said second clock are synchronous.--


--39. The system of claim 30 wherein said first clock and said second clock are asynchronous.--

**REMARKS**

Prior to this preliminary amendment, claims 1-29 were pending in the present application. By this preliminary amendment, Applicant has added new claims 30-39. As such, claims 1-39 are now pending in the present application. Applicant has also amended the specification by deleting a few lines in the detailed description. By deleting those few lines, Applicant has not introduced any new matter herein and has solely improved the readability of the detailed description.

Applicant respectfully requests an early consideration and examination of pending claims 1-39. If the Examiner has any questions or comments, he or she is encouraged to call the undersigned Applicant's attorney.

Respectfully Submitted;  
FARJAMI & FARJAMI LLP

  
\_\_\_\_\_  
Michael Farjami, Esq.  
Reg. No. 38,135

Michael Farjami, Esq.  
FARJAMI & FARJAMI LLP  
16148 Sand Canyon  
Irvine, California 92618  
Telephone: (949) 784-4600  
Facsimile: (949) 784-4601

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed: Commissioner of Patents and Trademarks; Washington, D.C. 20231

Date of Deposit: 3/5/2001

Sara Ansari  
\_\_\_\_\_  
Name of Person Signing

Sara Ansari  
\_\_\_\_\_  
Signature Date

generator 230 also functions to generate the signals for proper encoding pixel data 228 in SVGA video format into, for example, NTSC video format. Modulator/timing generator 230 operates at the frequency of clock 278, for example, at 50 MHz in the present embodiment of the invention's video encoder 202. Modulator/timing generator 230 provides its output 232 to the invention's DAC interface 236.

DAC interface 236 digitally adds or combines the format data information with the appropriate level information for that format, and provides this information to an external device, such as a television monitor. DAC interface 236 provides outputs 238, 240, 242, and 244, respectively, to DACs 246, 248, 250, and 252. DACs 246, 248, 250, and 252 convert the digital data they receive at outputs 238, 240, 242, and 244, respectively, into analog data.

Referring to Figures 3A and 3B, the operation of the present embodiment's FIFO 326, corresponding to FIFO 226 in Figure 2, is now discussed in more detail. FIFO 326 receives clock 376, corresponding to clock 276 in Figure 2. Clock waveform 376 in Figure 3B corresponds to clock 376 in Figure 3A. Pixel data waveform 322 in Figure 3B corresponds to pixel data 322 in Figure 3A which in turn corresponds to pixel data 222 in Figure 2. Clock waveform 378 in Figure 3B corresponds to clock 378 in Figure 3A. Pixel data waveform 328 in Figure 3B corresponds to pixel data 328 in Figure 3A which in turn corresponds to pixel data 228 in Figure 2.

~~NOTE: The line is written into the FIFO one pixel per clock on consecutive clocks (e.g. 1024 consecutive clocks), then about two lines (e.g. 2.66 lines) are not clocked into the FIFO. This line is read out of the FIFO on every other clock. So one~~

~~line is "burst" into the FIFO, and then gradually read out. The next section needs to be  
rewritten to reflect this (i.e. the data is not clocked in on every third clock).]; Q: What is  
clocked out of FIFO, is it P1, P3, P5, etc. . . or P1, P4, P7, etc . . .~~

At time 388, which corresponds to the beginning of a first clock cycle in clock  
5 waveform 376, one pixel in a line of pixel data, shown as "Pixel 1" in pixel data  
waveform 322, is written into FIFO 326. More precisely, the pixel written into FIFO 326  
is written into FIFO 326 upon a falling edge of clock waveform 376. In the present  
example, "Pixel 1" in a line of pixel data is written into FIFO 326 on edge 302 which is  
the falling edge occurring at time 388 in clock waveform 376.

10 At time 390, which corresponds to the beginning of a second clock cycle in clock  
waveform 376, "Pixel 2" in the line of pixel data is written into FIFO 326. Similarly, at  
time 392, which corresponds to the beginning of a third clock cycle of clock waveform  
376, "Pixel 3" in the line of pixel data is written into FIFO 326. . More precisely, each  
pixel in the line of pixel data written into FIFO 326 is written into FIFO 326 upon a  
15 falling edge of clock waveform 376. In the present example, "Pixel 4" of the line of pixel  
data is written into FIFO 326 on edge 303 which is the falling edge occurring at time 394  
in clock waveform 376. Thus, in the present embodiment's invention, each pixel (i.e.,  
"Pixel 1," "Pixel 2," "Pixel 3," etc.) in the line of pixel data is written into FIFO 326 on  
the falling edge of every clock cycle of clock waveform 376 in Figure 3B. After the last  
20 pixel in the line of pixel data is written into FIFO 326, the next approximately 2.66 lines  
of pixel data are not written into FIFO 326.


As shown in Figure 3B, between time 388 and time 394, there are two clock cycles

generator 230 also functions to generate the signals for proper encoding pixel data 228 in SVGA video format into, for example, NTSC video format. Modulator/timing generator 230 operates at the frequency of clock 278, for example, at 50 MHz in the present embodiment of the invention's video encoder 202. Modulator/timing generator 230 provides its output 232 to the invention's DAC interface 236.

DAC interface 236 digitally adds or combines the format data information with the appropriate level information for that format, and provides this information to an external device, such as a television monitor. DAC interface 236 provides outputs 238, 240, 242, and 244, respectively, to DACs 246, 248, 250, and 252. DACs 246, 248, 250, and 252 convert the digital data they receive at outputs 238, 240, 242, and 244, respectively, into analog data.

Referring to Figures 3A and 3B, the operation of the present embodiment's FIFO 326, corresponding to FIFO 226 in Figure 2, is now discussed in more detail. FIFO 326 receives clock 376, corresponding to clock 276 in Figure 2. Clock waveform 376 in Figure 3B corresponds to clock 376 in Figure 3A. Pixel data waveform 322 in Figure 3B corresponds to pixel data 322 in Figure 3A which in turn corresponds to pixel data 222 in Figure 2. Clock waveform 378 in Figure 3B corresponds to clock 378 in Figure 3A. Pixel data waveform 328 in Figure 3B corresponds to pixel data 328 in Figure 3A which in turn corresponds to pixel data 228 in Figure 2.





At time 388, which corresponds to the beginning of a first clock cycle in clock waveform 376, one pixel in a line of pixel data, shown as "Pixel 1" in pixel data waveform 322, is written into FIFO 326. More precisely, the pixel written into FIFO 326 is written into FIFO 326 upon a falling edge of clock waveform 376. In the present example, "Pixel 1" in a line of pixel data is written into FIFO 326 on edge 302 which is the falling edge occurring at time 388 in clock waveform 376.

At time 390, which corresponds to the beginning of a second clock cycle in clock waveform 376, "Pixel 2" in the line of pixel data is written into FIFO 326. Similarly, at time 392, which corresponds to the beginning of a third clock cycle of clock waveform 376, "Pixel 3" in the line of pixel data is written into FIFO 326. . More precisely, each pixel in the line of pixel data written into FIFO 326 is written into FIFO 326 upon a falling edge of clock waveform 376. In the present example, "Pixel 4" of the line of pixel data is written into FIFO 326 on edge 303 which is the falling edge occurring at time 394 in clock waveform 376. Thus, in the present embodiment's invention, each pixel (i.e., "Pixel 1," "Pixel 2," "Pixel 3," etc.) in the line of pixel data is written into FIFO 326 on the falling edge of every clock cycle of clock waveform 376 in Figure 3B. After the last pixel in the line of pixel data is written into FIFO 326, the next approximately 2.66 lines of pixel data are not written into FIFO 326.

As shown in Figure 3B, between time 388 and time 394, there are two clock cycles